Regviz

NXP Semiconductors /MIMXRT1021 /SystemControl /HFSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HFSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1021/SystemControl/HFSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (VECTTBL_0)VECTTBL 0 (FORCED_0)FORCED 0 (DEBUGEVT_0)DEBUGEVT

DEBUGEVT=DEBUGEVT_0, FORCED=FORCED_0, VECTTBL=VECTTBL_0

Description

HardFault Status register

Fields

VECTTBL

Indicates a BusFault on a vector table read during exception processing.

0 (VECTTBL_0): no BusFault on vector table read

1 (VECTTBL_1): BusFault on vector table read
FORCED

Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled.

0 (FORCED_0): no forced HardFault

1 (FORCED_1): forced HardFault
DEBUGEVT

Reserved for Debug use. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable.

0 (DEBUGEVT_0): No Debug event has occurred.

1 (DEBUGEVT_1): Debug event has occurred. The Debug Fault Status Register has been updated.

Links

()

Register License

Copyright 2016-2020 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data